



# PCA9508

Hot swappable level translating I<sup>2</sup>C-bus repeater

Rev. 01 — 28 April 2008

Product data sheet

## 1. General description

The PCA9508 is a CMOS integrated circuit that supports hot-swap with zero offset and provides level shifting between low voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) for I<sup>2</sup>C-bus or SMBus applications. While retaining all the operating modes and features of the I<sup>2</sup>C-bus system during the level shifts, it also permits extension of the I<sup>2</sup>C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using the PCA9508 enables the system designer to isolate two halves of a bus for both voltage and capacitance, and perform hot-swap and voltage level translation. Furthermore, the dual supply pins can be powered up in any sequence; when any of the supply pins are unpowered, the 5 V tolerant I/O are high-impedance.

The hot swap feature allows an I/O card to be inserted into a live backplane without corrupting the data and clock buses. Control circuitry prevents the backplane from being connected to the card until a stop command or bus idle occurs on the backplane without bus contention on the card. Zero offset output voltage allows multiple PCA9508s to be put in series and still maintains an excellent noise margin.

PCA9508 has B side and A side bus drivers. The 2.7 V to 5.5 V bus B side drivers behave much like the drivers on the PCA9515A device, while the adjustable voltage bus A side drivers drive more current and incur no static offset voltage. This results in a LOW on the B side translating into a nearly 0 V LOW on the A side.

The static offset design of the B side PCA9508 I/O drivers prevents them from being connected to another device that has a rise time accelerator including the PCA9510/A, PCA9511/A, PCA9512/A, PCA9513/A, or PCA9514/A or a static offset voltage including the PCA9507 (B side), PCA9508 (B side), PCA9509 (A side), PCA9515/A, PCA9516/A, PCA9517/A (B side), PCA9518, PCA9519 (A side), or P82B96/PCA9600 (Sx/Sy side). The A side of two or more PCA9508s can be connected together, however, to allow a star topology with the A side on the common bus, and the A side can be connected directly to any other buffer with static or dynamic offset voltage. Multiple PCA9508s can be connected in series, A side to B side, with no build-up in offset voltage with only time-of-flight delays to consider.

The PCA9508 drivers are not enabled unless the bus is idle,  $V_{CC(A)}$  is above 0.8 V and  $V_{CC(B)}$  is above 2.5 V. The EN pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the enable pin when the bus is idle.

The output pull-down on the B side internal buffer LOW is set for approximately 0.5 V, while the input threshold of the internal buffer is set about 70 mV lower (0.43 V). When the B side I/O is driven LOW internally, the LOW is not recognized as a LOW by the input.

This prevents a lock-up condition from occurring. The output pull-down on the A side drives a hard LOW and the input level is set at  $0.5V_{CC(A)}$  to accommodate the need for a lower LOW level in systems where the low voltage side supply voltage is as low as 0.9 V.

[Table 1](#) shows the comparison between PCA9508 and I<sup>2</sup>C-bus repeaters.

**Table 1. PCA9508 and I<sup>2</sup>C-bus repeaters comparison**

Feature	PCA9507	PCA9508	PCA9509	PCA9517A <sup>[1]</sup>	PCA9519
$V_{CC(A)}$ range (V)	2.7 to 5.5	0.9 to 5.5	1.1 to $V_{CC(B)} - 1$	0.9 to 5.5	1.1 to $V_{CC(B)} - 1$
$V_{CC(B)}$ range (V)	2.7 to 5.5	2.7 to 5.5	3.0 to 5.5	2.7 to 5.5	3.0 to 5.5
rise time accelerator	yes	-	-	-	-
idle/stop detect for hot-swap	-	yes	-	-	-
normal I/O	A side	A side	B side	A side	B side
static level offset	B side	B side	A side	B side	A side

[1] PCA9517A is the high ESD (6.5 kV HBM and 550 V MM) drop-in replacement for PCA9517.

## 2. Features

- 2 channel, bidirectional buffer isolates capacitance and allows 400 pF on either side of the device
- Supports offset-free hot-swap with IDLE/STOP detect circuitry
- Voltage level translation from 0.9 V to 5.5 V and from 2.7 V to 5.5 V
- Footprint and functional replacement for PCA9515, PCA9515A, PCA9517 and PCA9517A
- I<sup>2</sup>C-bus and SMBus compatible
- Active HIGH repeater enable input
- Static level offset on B side
- Open-drain input/outputs
- Lock-up free operation
- Supports arbitration and clock stretching across the repeater
- Accommodates Standard-mode and Fast-mode I<sup>2</sup>C-bus devices and multiple masters
- Powered-off high-impedance I<sup>2</sup>C-bus pins
- A side operating supply voltage range of 0.9 V to 5.5 V
- B side operating supply voltage range of 2.7 V to 5.5 V
- 5 V tolerant I<sup>2</sup>C-bus and enable pins
- 0 Hz to 400 kHz clock frequency (the maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater).
- ESD protection exceeds 6000 V HBM per JESD22-A114, 450 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO8 and TSSOP8

### 3. Ordering information


**Table 2. Ordering information**

$T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

Type number	Topside mark	Package			Version
		Name	Description		
PCA9508D	PCA9508	SO8	plastic small outline package; 8 leads; body width 3.9 mm		SOT96-1
PCA9508DP	9508	TSSOP8 <sup>[1]</sup>	plastic thin shrink small outline package; 8 leads; body width 3 mm		SOT505-1

[1] Also known as MSOP8.


### 4. Functional diagram



**Fig 1. Functional diagram of PCA9508**

## 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
V <sub>CC(A)</sub>	1	A side supply voltage (0.9 V to 5.5 V)
SCLA	2	open-drain input/output serial clock A side bus
SDAA	3	open-drain input/output serial data A side bus
GND	4	supply ground (0 V)
EN	5	active HIGH repeater enable input with an internal pull-up (100 kΩ)
SDAB	6	open-drain input/output serial data B side bus
SCLB	7	open-drain input/output serial clock B side bus
V <sub>CC(B)</sub>	8	B side supply voltage (2.7 V to 5.5 V)

## 6. Functional description

Refer to [Figure 1 "Functional diagram of PCA9508"](#).

The PCA9508 enables I<sup>2</sup>C-bus or SMBus translation down to V<sub>CC(A)</sub> as low as 0.9 V without degradation of system performance. The PCA9508 contains two bidirectional open-drain buffers specifically designed to provide superior hot-swap and/or support up-translation/down-translation between the low voltage (as low as 0.9 V) and a 3.3 V or 5 V I<sup>2</sup>C-bus or SMBus. All inputs and I/Os are overvoltage tolerant to 5.5 V even when the device is unpowered (V<sub>CC(B)</sub> and/or V<sub>CC(A)</sub> = 0 V). The PCA9508 includes a power-up circuit that keeps the output drivers turned off until V<sub>CC(B)</sub> is above 2.5 V and the V<sub>CC(A)</sub> is above 0.8 V. V<sub>CC(B)</sub> and V<sub>CC(A)</sub> can be applied in any sequence at power-up. V<sub>CC(A)</sub> is only used to provide the 0.5V<sub>CC(A)</sub> reference to the A side input comparators and for the power good detect circuit. The PCA9508 logic and all I/Os are powered by the V<sub>CC(B)</sub> pin.

An undervoltage/initialization circuit holds the PCA9508 in a disconnected state which presents high-impedance to all SDA and SCL pins during power-up. A LOW on the enable pin (EN) also forces the parts into the disconnected state. As the power supply is brought up and EN is HIGH or the part is powered and EN is taken from LOW to HIGH it enters an initialization state where the internal references are stabilized. At the end of the initialization state the 'STOP bit and bus idle' detect circuit is enabled. With the EN pin

HIGH long enough to complete the initialization state ( $t_{en}$ ) and remaining HIGH when all the SDA and SCL pins have been HIGH for the bus idle time or when all pins are HIGH and a STOP condition is seen on the SDAA and SCLA pins, SDAA is connected to SDAB and SCLA is connected to SCLB.

### 6.1 A side to B side

Once connected, when the PCA9508 senses a LOW level on the A side (below  $0.5V_{CC(A)}$ ), it turns on the corresponding B side driver (either SDA or SCL) and drives the B side down to about 0.5 V. When the external driver turns off, the A side will begin to rise as it is pulled HIGH by the bus pull-up resistor. When the A side reaches  $0.5V_{CC(A)}$ , the B side driver turns off and both A and B will continue to rise. The result is two smooth exponential rising edges on both buses with a propagation delay between them which is a function of the RC time constant on the A side bus.

### 6.2 B side to A side

When a LOW level is sensed on the B side (below 0.4 V), the corresponding A side driver is turned on to drive the A side to nearly 0 V. When the external driver turns off, the B side will begin to rise as it is pulled HIGH by the bus pull-up resistor. When the B side reaches 0.5 V, the A side driver will turn off. The B side driver will remain at about 0.5 V until the A side rises above  $0.5V_{CC(A)}$ , then the B side will continue to rise. The result is a plateau on the B side rising edge. See [Figure 11](#).

### 6.3 Weak drive on B side

The following condition should be avoided as it causes the PCA9508 to create a glitch on the bus. As long as I<sup>2</sup>C-bus devices connected to the B side can pull the bus lines lower than 0.4 V, this problem will never occur. When the B side falls first and goes below  $0.3V_{CC(B)}$ , the A side driver is turned on and the A side is pulled down to 0 V. The B side pull-down is switched on and unless the B side is pulled below 0.4 V by an external driver, the A side pull-down will switch off and the A side will be pulled up by the pull-up resistor.

When the A side rises above  $0.5V_{CC(A)}$ , the B side pull-down will turn off. To prevent this glitch, it is necessary to make certain that the B side LOW level driven by an external driver is below 0.4 V.

### 6.4 Enable pin (EN)

The EN pin is active HIGH with an internal pull-up to  $V_{CC(B)}$  and allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power-up until after the system power-up reset. It should never change state during an I<sup>2</sup>C-bus operation because disabling during a bus operation will hang the bus.

The EN pin should only change state when the global bus and the repeater port are in an idle state to prevent system failures.

If the PCA9508 is enabled while the bus is active, the PCA9508 will connect at the first STOP signal or at the first gap in activity that satisfies the internal idle bus time after the enable sequence is complete.


## 6.5 I<sup>2</sup>C-bus systems

As with the standard I<sup>2</sup>C-bus system, pull-up resistors are required to provide the logic HIGH levels on the buffered bus (standard open-collector configuration of the I<sup>2</sup>C-bus). The size of these pull-up resistors depends on the system, but each side of the repeater must have a pull-up resistor. This part designed to work with Standard-mode and Fast-mode I<sup>2</sup>C-bus devices in addition to SMBus devices. Standard-mode I<sup>2</sup>C-bus devices only specify 3 mA output drive; this limits the termination current to 3 mA in a generic I<sup>2</sup>C-bus system where Standard-mode devices and multiple masters are possible. Under certain conditions higher termination currents can be used.

Please see application note *AN255, I<sup>2</sup>C/SMBus Repeaters, Hubs and Expanders* for additional information on sizing resistors and precautions when using more than one PCA9508 in a system or using the PCA9508 in conjunction with other bus buffers.

## 7. Application design-in information

A typical application is shown in [Figure 4](#). In this example, the system master is running on a 3.3 V I<sup>2</sup>C-bus while the slave is connected to a 1.2 V bus. Both buses run at 400 kHz. Master devices can be placed on either bus.



**Fig 4. Typical application**

The PCA9508 is 5 V tolerant, so it does not require any additional circuitry to translate between 0.9 V to 5.5 V bus voltages and 2.7 V to 5.5 V bus voltages.

When the A side of the PCA9508 is pulled LOW by a driver on the I<sup>2</sup>C-bus, a comparator detects the falling edge when it goes below 0.5V<sub>CC(A)</sub> and causes the internal driver on the B side to turn on, causing the B side to pull down to about 0.5 V. When the B side of the PCA9508 falls, first a CMOS hysteresis type input detects the falling edge and causes the internal driver on the A side to turn on and pull the A side pin down to ground. In order to illustrate what would be seen in a typical application, refer to [Figure 7](#) and [Figure 8](#). If the bus master in [Figure 4](#) were to write to the slave through the PCA9508, waveforms shown in [Figure 7](#) would be observed on the A bus. This looks like a normal I<sup>2</sup>C-bus transmission except that the HIGH level may be as low as 0.9 V, and the turn on and turn off of the acknowledge signals are slightly delayed.

On the B bus side of the PCA9508, the clock and data lines would have a positive offset from ground equal to the  $V_{OL}$  of the PCA9508. After the 8<sup>th</sup> clock pulse, the data line will be pulled to the  $V_{OL}$  of the slave device, which is very close to ground in this example. At the end of the acknowledge, the level rises only to the LOW level set by the driver in the PCA9508 for a short delay while the A bus side rises above 0.5 $V_{CC(A)}$  then it continues HIGH. It is important to note that any arbitration or clock stretching events require that the LOW level on the B bus side at the input of the PCA9508 ( $V_{IL}$ ) be at or below 0.4 V to be recognized by the PCA9508 and then transmitted to the A bus side.

Multiple PCA9508 A sides can be connected in a star configuration (Figure 5), allowing all nodes to communicate with each other.

Multiple PCA9508s can be connected in series (Figure 6) as long as the A side is connected to the B side. I<sup>2</sup>C-bus slave devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.




Fig 5. Typical star application




Fig 6. Typical series application




Fig 7. Bus A (0.9 V to 5.5 V bus) waveform




Fig 8. Bus B (2.7 V to 5.5 V) waveform

## 8. Limiting values

**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC(B)</sub>	supply voltage port B	2.7 V to 5.5 V	-0.5	+7	V
V <sub>CC(A)</sub>	supply voltage port A	adjustable	-0.5	+7	V
V <sub>I/O</sub>	voltage on an input/output pin	SDAA, SDAB, SCLA, SCLB, EN	-0.5	+7	V
I <sub>I</sub>	input current	any pin	-	50	mA
P <sub>tot</sub>	total power dissipation		-	100	mW
T <sub>stg</sub>	storage temperature		-55	+125	°C
T <sub>amb</sub>	ambient temperature	operating in free air	-40	+85	°C
T <sub>j</sub>	junction temperature		-	+125	°C

## 9. Static characteristics

**Table 5. Static characteristics**

V<sub>CC</sub> = 2.7 V to 5.5 V; GND = 0 V; T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supplies</b>						
V <sub>CC(B)</sub>	supply voltage port B		2.7	-	5.5	V
V <sub>CC(A)</sub>	supply voltage port A		[1] 0.9	-	5.5	V
I <sub>CC(A)</sub>	supply current port A	pin V <sub>CC(A)</sub>	-	-	1	mA
I <sub>CCH</sub>	HIGH-level supply current	both channels HIGH; V <sub>CC</sub> = 5.5 V; SDA <sub>n</sub> = SCL <sub>n</sub> = V <sub>CC</sub>	-	1.5	3	mA
I <sub>CCL</sub>	LOW-level supply current	both channels LOW; V <sub>CC</sub> = 5.5 V; one SDA and one SCL = GND; other SDA and SCL open	-	1.5	3	mA
I <sub>CC(A)c</sub>	contention port A supply current	V <sub>CC</sub> = 5.5 V; SDA <sub>n</sub> = SCL <sub>n</sub> = V <sub>CC</sub>	-	1.5	3	mA
<b>Input and output SDAB and SCLB</b>						
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>CC(B)</sub>	-	5.5	V
V <sub>IL</sub>	LOW-level input voltage		[2] -0.5	-	+0.3V <sub>CC(B)</sub>	V
V <sub>ILc</sub>	contention LOW-level input voltage		-0.5	0.4	-	V
V <sub>IK</sub>	input clamping voltage	I <sub>I</sub> = -18 mA	-	-	-1.2	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = 3.6 V	-	-	±1	µA
I <sub>IL</sub>	LOW-level input current	SDA, SCL; V <sub>I</sub> = 0.2 V	-	-	10	µA
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 100 µA or 6 mA	0.47	0.52	0.6	V
V <sub>OL</sub> –V <sub>ILc</sub>	difference between LOW-level output and LOW-level input voltage contention	guaranteed by design	-	-	70	mV
I <sub>LOH</sub>	HIGH-level output leakage current	V <sub>O</sub> = V <sub>CC</sub>	-	-	10	µA
C <sub>io</sub>		V <sub>I</sub> = 3 V or 0 V; V <sub>CC</sub> = 3.3 V	-	5.2	7	pF
		V <sub>I</sub> = 3 V or 0 V; V <sub>CC</sub> = 0 V	-	5.2	7	pF

**Table 5. Static characteristics ...continued** $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}; GND = 0 \text{ V}; T_{amb} = -40^\circ\text{C to } +85^\circ\text{C}; \text{unless otherwise specified.}$ 

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Input and output SDAA and SCLA</b>						
$V_{IH}$	HIGH-level input voltage		$0.6V_{CC(A)}$	$0.5V_{CC(A)}$	5.5	V
$V_{IL}$	LOW-level input voltage		-0.5	-	$+0.4V_{CC(A)}$	V
$V_{IK}$	input clamping voltage	$I_I = -18 \text{ mA}$	-	-	-1.2	V
$I_{LI}$	input leakage current	$V_I = 3.6 \text{ V}$	-	-	$\pm 1$	$\mu\text{A}$
$I_{IL}$	LOW-level input current	SDA, SCL; $V_I = 0.2 \text{ V}$	-	-	10	$\mu\text{A}$
$V_{OL}$	LOW-level output voltage	$I_{OL} = 6 \text{ mA}$	-	0.1	0.2	V
$I_{LOH}$	HIGH-level output leakage current	$V_O = V_{CC}$	-	-	10	$\mu\text{A}$
$C_{io}$	input/output capacitance	$V_I = 3 \text{ V or } 0 \text{ V}; V_{CC} = 3.3 \text{ V}$	-	5.2	7	pF
		$V_I = 3 \text{ V or } 0 \text{ V}; V_{CC} = 0 \text{ V}$	-	5.2	7	pF
<b>Enable</b>						
$V_{IL}$	LOW-level input voltage		-0.5	-	$+0.3V_{CC(B)}$	V
$V_{IH}$	HIGH-level input voltage		$0.7V_{CC(B)}$	-	5.5	V
$I_{IL(EN)}$	LOW-level input current on pin EN	$V_I = 0.2 \text{ V}, EN; V_{CC} = 3.6 \text{ V}$	-	-10	-30	$\mu\text{A}$
$I_{LI}$	input leakage current	$V_I = V_{CC}$	-1	-	$\pm 1$	$\mu\text{A}$
$C_i$	input capacitance	$V_I = 3.0 \text{ V or } 0 \text{ V}$	-	1.7	7	pF

[1] LOW-level supply voltage.

[2]  $V_{IL}$  specification is for the first LOW level seen by the SDAB/SCLB lines.  $V_{ILC}$  is for the second and subsequent LOW levels seen by the SDAB/SCLB lines.

## 10. Dynamic characteristics

**Table 6. Dynamic characteristics**

$V_{CC} = 2.7\text{ V to }5.5\text{ V}$ ;  $GND = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.<sup>[1][2]</sup>

Symbol	Parameter	Conditions	Min	Typ <sup>[3]</sup>	Max	Unit	
$t_{PLH}$	LOW-to-HIGH propagation delay	B side to A side; <a href="#">Figure 11</a>	[4]	100	170	250	ns
$t_{PHL}$	HIGH-to-LOW propagation delay	B side to A side; <a href="#">Figure 9</a>					
		$V_{CC(A)} < 3.0\text{ V}$	[5]	20	98	118	ns
$t_{TLH}$	LOW to HIGH output transition time	$V_{CC(A)} > 3.0\text{ V}$		20	76	164	ns
		A side; <a href="#">Figure 10</a>		10	20	30	ns
$t_{THL}$	HIGH to LOW output transition time	A side; <a href="#">Figure 10</a>					
		$V_{CC(A)} < 2.7\text{ V}$	[5]	1	72	83	ns
$t_{PLH}$	LOW-to-HIGH propagation delay	$V_{CC(A)} > 3.0\text{ V}$		8	68	137	ns
		A side to B side; <a href="#">Figure 10</a>	[6]	25	53	110	ns
$t_{PHL}$	HIGH-to-LOW propagation delay	A side to B side; <a href="#">Figure 10</a>	[6]	60	79	230	ns
		B side; <a href="#">Figure 9</a>		120	140	170	ns
$t_{TLH}$	LOW to HIGH output transition time	B side; <a href="#">Figure 9</a>		30	48	90	ns
		B side; <a href="#">Figure 9</a>		30	48	90	ns
$t_{connect}$	connect time <sup>[7]</sup>	B side to A side; <a href="#">Figure 12</a>	-	0.5	-	$\mu\text{s}$	
$t_{idle(connect)}$	connect idle time <sup>[8]</sup>	B side to A side; <a href="#">Figure 13</a>	50	105	200	$\mu\text{s}$	
$t_{stop(connect)}$	connect stop time <sup>[9]</sup>	A side to B side; <a href="#">Figure 14</a>	-	0.5	-	$\mu\text{s}$	
$t_{su}$	set-up time	EN HIGH before START condition	[10]	100	-	-	ns
$t_h$	hold time	EN HIGH after STOP condition	[10]	100	-	-	ns

[1] Times are specified with loads of  $1.35\text{ k}\Omega$  pull-up resistance and  $57\text{ pF}$  load capacitance on the B side, and  $167\text{ }\Omega$  pull-up resistance and  $57\text{ pF}$  load capacitance on the A side. Different load resistance and capacitance will alter the RC time constant, thereby changing the propagation delay and transition times.

[2] Pull-up voltages are  $V_{CC(A)}$  on the A side and  $V_{CC(B)}$  on the B side.

[3] Typical values were measured with  $V_{CC(A)} = 3.3\text{ V}$  at  $T_{amb} = 25\text{ }^{\circ}\text{C}$ , unless otherwise noted.

[4] The  $t_{PLH}$  delay data from B side to A side is measured at  $0.5\text{ V}$  on the B side to  $0.5V_{CC(A)}$  on the A side when  $V_{CC(A)}$  is less than  $2\text{ V}$ , and  $1.5\text{ V}$  on the A side if  $V_{CC(A)}$  is greater than  $2\text{ V}$ .

[5] Typical value measured with  $V_{CC(A)} = 2.7\text{ V}$  at  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .

[6] The proportional delay data from A side to B side is measured at  $0.3V_{CC(A)}$  on the A side to  $1.5\text{ V}$  on the B side.


[7] Defined as the time required to connect from B side to A side, after B side switches from active to idle, when A side is idle.

[8] Defined as the time required to connect from B side to A side, when B side and A side are idle.


[9] Defined as the time required to connect A side to B side, when B side is idle and A side is going active from idle, by a STOP condition.

[10] The enable pin, EN, should only change state when the global bus and the repeater port are in an idle state.


### 10.1 AC waveforms






**Fig 9. Propagation delay and transition times; B side to A side**




**Fig 10. Propagation delay and transition times; A side to B side**



**Fig 11. Propagation delay; B side to A side**

Fig 12.  $t_{connect}$  timingFig 13.  $t_{idle(connect)}$  timingFig 14.  $t_{stop(connect)}$  timing


## 11. Test information



## 12. Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75 0.10	0.25 1.45 0.36	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.049	0.057	0.01	0.019 0.014	0.0100 0.0075	0.20	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

### Notes


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT96-1	076E03	MS-012			99-12-27 03-02-18

Fig 16. Package outline SOT96-1 (SO8)

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm

SOT505-1



## DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	v	w	y	z <sup>(1)</sup>	θ
mm	1.1 0.05	0.15 0.05	0.95 0.80	0.25	0.45 0.25	0.28 0.15	3.1 2.9	3.1 2.9	0.65	5.1 4.7	0.94	0.7 0.4	0.1	0.1	0.1	0.70 0.35	6° 0°

## Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT505-1						-99-04-09- 03-02-18

Fig 17. Package outline SOT505-1 (TSSOP8)

## 13. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “*Surface mount reflow soldering description*”.

### 13.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 13.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 13.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 13.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 18](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 7](#) and [8](#)

**Table 7. SnPb eutectic process (from J-STD-020C)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 8. Lead-free process (from J-STD-020C)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 18](#).



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

## 14. Abbreviations

**Table 9. Abbreviations**

Acronym	Description
CDM	Charged-Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
MM	Machine Model
RC	Resistor-Capacitor network
SMBus	System Management Bus

## 15. Revision history

**Table 10. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9508_1	20080428	Product data sheet	-	-

## 16. Legal information

### 16.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 17. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 18. Contents

<b>1</b>	<b>General description</b>	<b>1</b>
<b>2</b>	<b>Features</b>	<b>2</b>
<b>3</b>	<b>Ordering information</b>	<b>3</b>
<b>4</b>	<b>Functional diagram</b>	<b>3</b>
<b>5</b>	<b>Pinning information</b>	<b>4</b>
5.1	Pinning	4
5.2	Pin description	4
<b>6</b>	<b>Functional description</b>	<b>4</b>
6.1	A side to B side	5
6.2	B side to A side	5
6.3	Weak drive on B side	5
6.4	Enable pin (EN)	5
6.5	I <sup>2</sup> C-bus systems	6
<b>7</b>	<b>Application design-in information</b>	<b>6</b>
<b>8</b>	<b>Limiting values</b>	<b>9</b>
<b>9</b>	<b>Static characteristics</b>	<b>9</b>
<b>10</b>	<b>Dynamic characteristics</b>	<b>11</b>
10.1	AC waveforms	12
<b>11</b>	<b>Test information</b>	<b>14</b>
<b>12</b>	<b>Package outline</b>	<b>15</b>
<b>13</b>	<b>Soldering of SMD packages</b>	<b>17</b>
13.1	Introduction to soldering	17
13.2	Wave and reflow soldering	17
13.3	Wave soldering	17
13.4	Reflow soldering	18
<b>14</b>	<b>Abbreviations</b>	<b>19</b>
<b>15</b>	<b>Revision history</b>	<b>19</b>
<b>16</b>	<b>Legal information</b>	<b>20</b>
16.1	Data sheet status	20
16.2	Definitions	20
16.3	Disclaimers	20
16.4	Trademarks	20
<b>17</b>	<b>Contact information</b>	<b>20</b>
<b>18</b>	<b>Contents</b>	<b>21</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 28 April 2008

Document identifier: PCA9508\_1

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP](#):

[PCA9508D,112](#) [PCA9508DP,118](#) [PCA9508D,118](#)